August 1986 Revised February 2000 DM9334 8-Bit Addressable Latch

FAIRCHILD

SEMICONDUCTOR

DM9334 8-Bit Addressable Latch

General Description

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level HIGH outputs. The device also incorporates an active level LOW common clear for resetting all latches, as well as an active level LOW enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all nonaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.


Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability

Ordering Code:

Order Number	Package Number	Package Description						
DM9334N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						

Connection Diagram




www.fairchildsemi.com


DM9334

Function Tables

				E	C				Mode					
				L	Н	Addr	essable	e Latch						
				н	н	Mem	ory							
				L	L	Activ	e HIGH	l Eight (Channe	l Demu	ltiplexe	ər		
				н	L	Clear	r							
		Inp	uts					Pres	ent Ou	tput St	tates			Mode
С	E	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Wode
L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	н	L	L	L	н	L	L	L	L	L	L	L	
L	L	L	н	L	L	L	L	L	L	L	L	L	L	
L	L	н	н	L	L	L	н	L	L	L	L	L	L	Demultiplex
•	•	•		•					•					Demultiplex
•	•	•		•					•					
•	•	•		•					•					
L	L	н	н	Н	Н	L	L	L	L	L	L	L	н	
Н	Н	Х	Х	Х	Х	Q_{N-1}								Memory
Н	L	L	L	L	L	L	Q_{N-1}	Q_{N-1}	Q_{N-1}					
н	L	н	L	L	L	н	Q_{N-1}	Q_{N-1}						
Н	L	L	н	L	L	Q_{N-1}	L	Q_{N-1}						
н	L	н	н	L	L	Q_{N-1}	Н	Q_{N-1}						
•	•	•		•				•						Addressable Latch
•	•	•		•				•						Eaton
•	•	•		•				•						
н	L	L	н	н	н	Q_{N-1}						Q_{N-1}	L	
н	L	н	н	н	Н	Q_{N-1}						Q_{N-1}	н	

н





www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0° to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM9334

Recommended Operating Conditions

Symbol	Param	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	HIGH Level Input Voltag	je	2			V
V _{IL}	LOW Level Input Voltag			0.8	V	
I _{OH}	HIGH Level Output Cur	rent			-0.8	mA
I _{OL}	LOW Level Output Curr	ent			16	mA
t _W	ENABLE Pulse Width (F	19	13		ns	
t _{SU}	Setup Time	Data 1 (Figure 5)	20	13		
	(Note 3)	Data 0 (Figure 5)	20	14		ns
		Address (Figure 6) (Note 2)	10	5		115
t _H	Hold Time	Data 1 (Figure 5)	0	-10		ns
	(Note 3)	Data 0 (Figure 5)	0	-13		115
T _A	Free Air Operating Tem	perature	0		70	°C

Note 2: The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed without affecting the other latches.

Note 3: T_A = 25°C and V_{CC} = 5V.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min		2.4	3.6		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	V	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
IIH	HIGH Level Input Current	$V_{CC} = Max$ $V_1 = 2.4V$	E Input Others			60 40	μΑ
IIL	LOW Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	E Input Others			-2.4 -1.6	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 5)	•	-30		-100	mA
I _{CC}	Supply Current	V _{CC} = Max			56	86	mA


Note 4: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Linita		
Symbol	Falameter	To (Output)	Min	Max	Units	
t _{PLH}	Propagation Delay Time	Enable to Output,	28			
	LOW-to-HIGH Level Output	(Figure 1)		28	ns	
t _{PHL}	Propagation Delay Time	Enable to Output,		27	ns	
	HIGH-to-LOW Level Output	(Figure 1)		21	115	
t _{PLH}	Propagation Delay Time	Data to Output,		35		
	LOW-to-HIGH Level Output	(Figure 4)				
t _{PHL}	Propagation Delay Time	Data to Output,		28	ns	
	HIGH-to-LOW Level Output	(Figure 4)		28	115	
t _{PLH}	Propagation Delay Time	Address to Output,		35	ns	
	LOW-to-HIGH Level Output	(Figure 2)			115	
t _{PHL}	Propagation Delay Time	Address to Output,		35		
	HIGH-to-LOW Level Output	(Figure 2)				
t _{PHL}	Propagation Delay Time	Clear to Output,		31		
	HIGH-to-LOW Level Output	(Figure 3)	31		ns	


Switching Time Waveforms





















FIGURE 4.



Other Conditions: $\overline{C} = H$ **Note:** The shaded areas indicate when the inputs are permitted to change for predictable output performance. **FIGURE 6.**





www.fairchildsemi.com